Z MPU - Rugged
High-Performance Multi Processor Unit
Z
Microsystems' 2X and 4X Z MPU (Z Multiple Processor Unit)
provides independent quick-swappable computer modules
and supports Intel Xeon and Intel Dual Core Xeon CPU-based
ATX motherboards.
The
Z MPU provides program leaders greater flexibility in
field-deployable computing. The speed with which application-specific
configuration changes can occur with the Z MPU is unchallenged.
With one clean chassis, easy-to-swap sealed computer modules,
and remote system administration, the Z MPU provides a
more upgradeable and more modular solution to the military's
long program cycles.
The
peripheral bay offers up to five ports for external devices.
Each SCM can be assigned any of the peripheral devices
via Z Microsystems' local or web-accessed system administrator,
delivering a remotely accessed peripheral switch for a
closer command of fielded operations. An embedded multiprocessor
monitors system health and watch-dog activity.
The
Z MPU's sealed computer modules and disks are environmentally
sealed against sand and dust of hostile environments,
effectively reducing maintenance and increasing reliability
and system life. The 2X and 4X Z MPUs are designed to
meet rigorous EMI test standards and to exceed industry
expectations for combined portability and durability.
|
| |
|
 |
1.0 System
•
Shared Chassis -- Shared Peripherals
•
Less space, less weight, less power, less cost
The rugged
Z MPU delivers four independent computers. Each computer
is an Intel or Sun COTS computer encased in its own environmentally
sealed hot swappable module.
Each computer
is a complete stand alone system with its own dedicated
boot disk. |
| |
|
 |
1.1 Sealed
•
Hot swappable Sealed Computer Modules (SCM) and Disk modules
•
Mix & match platforms and OS's
The
chassis can be quickly populated with SCM's and hard drives,
and can be mixed and matched with Intel and Sun motherboards
using IDE and SCSI hard drives.
Each
hot pluggable computer and its dedicated disk module is
environmentally sealed against sand and dust, effectively
reducing maintenance and increasing reliability and system
life.
|
| |
|
 |
1.2 Independent
•
Independent Stand Alone Systems
Four physically
and logically separate computers enable different software
applications to run independently.
Each computer
has its own dedicated TranzPak 7 disk module, its own
external I/O connectors, and shared access to support
peripherals.
Each computer
has two independent USB busses that are matrix-switched
to the array of USB peripherals. |
| |
|
 |
2.1 TranzPak 7
Hot swap TranzPak
7 Modules contain environmentally sealed IDE or SCSI hard
drives.
2.1 SCM
Hot swap SCM's
contain environmentally sealed COTS motherboards. Keep
your configurations current with the latest Intel/Sun
motherboards.
|
 |
2.2 Inside Look
Each docking
slot has a transition board that mates with the removable
SCM and its dedicated TranzPak 7 disk module. Inside each
SCM an interface board generates the required voltages
and transitions the motherboard's I/O signals to the outside
world.
|
 |
3.0 Peripheral Sharing
•
Shared Peripheral Clusters
The Peripheral
Device Layer organizes an array of the most popular USB
devices (CDW, floppy, PCMCIA) and an external hub into
four switchable clusters that can be individually and
dynamically switched to any SCM. |
| |
 |
3.1 Peripheral Cluster
•
Maximum Flexibility
Each SCM has
two independent internal USB busses that are assignable
to any of the four peripheral clusters.
Peripheral
assignments can be made locally using the front panel
or remotely via the SysAdmin network facility. |
| |
 |
3.2 Remote SysAdmin
• Web
Based SysAdmin
An embedded
multiprocessor monitors system health and watch-dog activity.
An HTML web
page provides network capability for remote monitoring
and system administration.
The ability
to independently control power, reboot, monitor environmental
performance, execute failover strategies, and administer
system functions across the network allows the system
to be located in "lights out" inaccessible locations. |
| |
 |
6.0 System Architecture
Future Proof
Technology Insertion |

|